1

Indian Institute of Technology Jodhpur, Year 2018-2019

# Digital Logic and Design (Course Code: EE222) Lecture 25-26: Sequential Circuits Contd..

# Course Instructor: Shree Prakash Tiwari

Email: sptiwari@iitj.ac.in

Webpage: <u>http://home.iitj.ac.in/~sptiwari/</u> Course related documents will be uploaded on <u>http://home.iitj.ac.in/~sptiwari/DLD/</u>

**Note:** The information provided in the slides are taken form text books Digital Electronics (including Mano & Ciletti), and various other resources from internet, for **teaching/academic use only** 

#### State Assignment Problem

- Some state assignments are better than others.
- The state assignment influences the complexity of the state machine.
  - The combinational logic required in the state machine design is dependent on the state assignment.
- Types of state assignment
  - **EXAMPLE 1** Binary encoding:  $2^{N}$  states  $\rightarrow$  N Flip-Flops
  - Gray-code encoding:  $2^N$  states  $\rightarrow N$  Flip-Flops
  - One-hot encoding: N states  $\rightarrow$  N Flip-Flops

Example:


# Design a FSM that detects a sequence of two or more consecutive ones on an input bit stream.

# The FSM should output a 1 when the sequence is detected, and a 0 otherwise.

This is another example of a sequence detector.

**FSM: State Assignment** 

Input:	0	1	1	1	0	1	0	1	1	0	1	1	1	0	1	•••
Output:	0	0	1	1	0	0	0	0	1	0	0	1	1	0	0	



# FSM: State Assignment

Present State	Next	Output	
	$\mathbf{w} = 0$	w = 1	
S <sub>0</sub>	$S_0$	S <sub>1</sub>	0
S <sub>1</sub>	$\mathbf{S}_0$	S <sub>2</sub>	0
S <sub>2</sub>	$\mathbf{S}_0$	S <sub>2</sub>	1

## State Table

Pr	esent Sta	ate			Next	State			Output	
				w = 0			w = 1			
	Q <sub>A</sub>	Q <sub>B</sub>		$Q_A^+$	$Q_B^{+}$		$Q_A^+$	$Q_B^{+}$	z	
S <sub>0</sub>	0	0	$S_0$	0	0	S <sub>1</sub>	0	1	0	
$S_1$	0	1	$S_0$	0	0	S <sub>2</sub>	1	0	0	
S <sub>2</sub>	1	0	$S_0$	0	0	S <sub>2</sub>	1	0	1	
	1	1		d	d		d	d	d	

#### State Assigned Table


Using <u>Binary</u> Encoding for the State Assignment

# FSM: State Assignment #1


### State Assigned Table

Present State Next State							FF Iı	iputs					
			$\mathbf{w} = 0$		$\mathbf{w} = 1$		<b>W</b> :	= 0	$\mathbf{w} = 1$				
	Q <sub>A</sub>	Q <sub>B</sub>	$Q_A^+$	$Q_B^{+}$	$Q_A^+$	$Q_B^{+}$	D <sub>A</sub>	D <sub>B</sub>	D <sub>A</sub>	D <sub>B</sub>			
S <sub>0</sub>	0	0	0	0	0	1	0	0	0	1			
S <sub>1</sub>	0	1	0	0	1	0	0	0	1	0			
S <sub>2</sub>	1	0	0	0	1	0	0	0	1	0			
	1	1	d	d	d	d	d	d	d	d			


Characteristic Equation:  $D = Q^+$ 



# FSM: State Assignment #1



K-Map and Boolean expression for z



# FSM: State Assignment #2

Pr	esent Sta	ate		Next State							
				$\mathbf{w} = 0$							
	Q <sub>A</sub>	Q <sub>B</sub>		$Q_A^{+}$	$Q_B^{+}$		$Q_A^+$	$Q_B^{+}$	Z		
S <sub>0</sub>	0	0	S <sub>0</sub>	0	0	S <sub>1</sub>	0	1	0		
S <sub>1</sub>	0	1	S <sub>0</sub>	0	0	$S_2$	1	1	0		
$S_2$	1	1	S <sub>0</sub>	0	0	$S_2$	1	1	1		
	1	0		d	d		d	d	d		
	1										

### State Assigned Table


/ Using <u>Gray-code</u> Encoding for the State Assignment


Pr	esent St	ate		Next	Next State FF Inj					puts		
			W :	= 0	<b>W</b> :	= 1	<b>W</b> :	= 0	<b>W</b> :	= 1 D <sub>B</sub> 1 1		
	Q <sub>A</sub>	Q <sub>B</sub>	$Q_A^{+}$	$Q_B^+$	$Q_A^+$	$Q_B^{+}$	D <sub>A</sub>	D <sub>B</sub>	D <sub>A</sub>	D <sub>B</sub>		
S <sub>0</sub>	0	0	0	0	0	1	0	0	0	1		
S <sub>1</sub>	0	1	0	0	1	1	0	0	1	1		
$S_2$	1	1	0	0	1	1	0	0	1	1		
	1	0	d	d	d	d	d	d	d	d		


#### State Assigned Table

Characteristic Equation:  $D = Q^+$ 

# FSM: State Assignment #2







# FSM: State Assignment #3


#### State Assigned Table

	Presen	t State			Next State							
			$\mathbf{w} = 0$				$\mathbf{w} = 1$					
	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>		$Q_A^{+}$	$Q_B^{+}$	$Q_{C}^{+}$		$Q_A^{+}$	$Q_B^{+}$	$Q_{C}^{+}$	
S <sub>0</sub>	0	0		$S_0$	0	0	1	S <sub>1</sub>	0	1	0	
S <sub>1</sub>	0	1	0	S <sub>0</sub>	0	0	1	S <sub>2</sub>	1	0	0	
S <sub>2</sub>	1	0	0	S <sub>0</sub>	0	0	1	S <sub>2</sub>	1	0	0	


For each state only one flip-flop is set to 1. The remaining combination of state variables are not used.

Using <u>One-hot</u> Encoding for the State Assignment

Characteristic Equation:  $D = Q^+$ 




# FSM: State Assignment #3




### Finite State Machines: Other Examples

° Example: Edge Detector

Bit are received one at a time (one per cycle),




Try two different solutions.




### State Transition Diagram Solution A

#### Solution A, circuit derivation




#### **Solution B**

Output depends non only on PS but also on input, IN



What's the intuition about this solution?


# Edge detector timing diagrams



- ° Solution A: output follows the clock
- ° Solution B: output changes with input rising edge and is asynchronous wrt the clock.

FSM Comparison	
<b>Solution A</b> Moore Machine	Solution B Mealy Machine
° output function only of PS	<ul> <li>output function of both PS &amp; input</li> </ul>
° maybe <u>more</u> state	° maybe fewer states
<ul> <li>synchronous outputs</li> <li>no glitching</li> <li>one cycle "delay"</li> <li>full cycle of stable output</li> </ul>	<ul> <li>asynchronous outputs</li> <li>if input glitches, so does output</li> <li>output immediately available</li> <li>output may not be stable long enough to be useful:</li> </ul>
	CLK
our	

# **FSM Recap**



Both machine types allow one-hot implementations.

What next.....

° Sequential Circuits contd...

#### **Overview**

- ° Important to minimize the size of digital circuitry
- Analysis of state machines leads to a state table (or diagram)
- <sup>o</sup> In many cases reducing the number of states reduces the number of gates and flops
  - This is not true 100% of the time
- <sup>°</sup> We attempt state reduction by examining the state table
- <sup>o</sup> Other, more advanced approaches, possible
- Reducing the number of states generally reduces complexity.

#### **FSM Optimization**

° State Reduction:


Motivation:

lower cost

- fewer flip-flops in onehot implementations
- possibly fewer flipflops in encoded implementations
- more don't cares in next state logic
- fewer gates in next state logic

Simpler to design with extra states then reduce later.

° Example: Odd parity checker



Moore machine


## **State Reduction**

- <sup>°</sup> "Row Matching" is based on the state-transition table:
- · If two states
  - have the same output and both transition to the same next state
  - or both transition to each other
  - or both self-loop
  - then they are equivalent.
- Combine the equivalent states into a new renamed state.
- Repeat until no more states are combined


State Transition Table										
	output									
	x=0	x=1								
S0 S1	S0	S1	0							
S1	S1	S2	1							
S2	S2	S1	0							
	1									

#### **FSM Optimization**


- ° Merge state S2 into S0
- ° Eliminate S2
- New state machine shows same I/O behavior



<sup>°</sup> Example: Odd parity checker.




# **Row Matching Example**




State Transition Table									
	Ν	IS	output						
PS	x=0	x=1	x=0 x=1						
а	а	b	0	0					
b	С	d	0	0					
С	а	d	0	0					
d	е	f	0	1					
е	а	f	0	1					
f	g	f	0	1					
g	а	f	0	1					

# Row Matching Example

	Ν	IS	out	put		
PS	x=0	x=1	x=0	x=1		
а	а	b	0	0		
b	С	d	0	0		
С	а	d	0	0		
d	е	f	0	1		
е	а	f	0	1		
f	е	f	0	1		
	N	IS	output			
PS	x=0	x=1	x=0	x=1		
а	а	b	0	0		
b	С	d	0	0		
С	а	d	0	0		
d	е	d	0	1		
е	а	d	0	1		





#### **State Reduction**

- The "row matching" method is not guaranteed to result in the optimal solution in all cases, because it only looks at pairs of states.
  - Another method guarantees the optimal solution:
  - "Implication table" method:

Read Mano, chapter 9.

Submit one page as assignment

#### **Encoding State Variables**

- ° Option 1: Binary values
  - ° 000, 001, 010, 011, 100 ...
- ° Option 2: Gray code
  - ° 000, 001, 011, 010, 110 ...
- ° Option 3: One hot encoding
  - ° One bit for every state
  - ° Only one bit is a one at a given time
  - ° For a 5-state machine
    - ° 00001, 00010, 00100, 01000, 10000

# Summary

- ° Important to create smallest possible FSMs
- ° This course: use visual inspection method
- ° Often possible to reduce logic and flip flops
- ° State encoding is important